Designing Digital Systems With SystemVerilog

Finite State Machines in Hardware: Theory and Design (w. VHDL and SystemVerilog)

SVA: The Power of Assertions in SystemVerilog - 9783319071381

Logic Design and Verification Using SystemVerilog (Revised)

SystemVerilog for Verification: by Spear, Chris, Tumbush, Greg

Writing Testbenches using SystemVerilog

Logic Design and Verification Using SystemVerilog (Revised)

SystemVerilog for Verification: ... 9781489995001 by Spear, Chris, Tumbush, Greg