Designing Vlsi Network Nodes to Reduce Memory Traffic in a Shared Memory

Using Vlsi to Reduce Serialization and Memory Traffic in Shared Memory Parallel

Digital Signal Processing in VLSI R J Higgins

CMOS VLSI DESIGN A CIRCUITS AND SYSTEMS PERSPECTIVE 3RD INTL ED 9780321269775

Digital Integrated Circuits Rabaey 1996 VLSI Design Engineering Prentice Hall

Using Vlsi to Reduce Serialization and Memory Trafﬁc in Shared Memory Parallel

Vlsi Circuit Layout: Theory and Design (IEEE Press) By Te Chiang Hu & Ernest S.

CMOS VLSI Design : A Circuits and Systems Perspective